

E42 P39US SPB
2001-08-28

5 ABSTRACT

Sub
B5
0943203-03001
T00E80-E02E4660

~~An encapsulated circuit board arrangement comprising a thin interface layer with one or more vias for input/output interface to the circuit. The encapsulated circuit board arrangement further comprises one or more sequentially processed layers added to one side of the interface circuit. The sequentially processed layers are preferably made by additive offset printing technology. The encapsulated circuit board arrangement further comprises a layer of adhesive. A first side of the adhesive layer is attached on top of the uppermost and most exposed layer. The encapsulated circuit board arrangement further comprises a support carrier attached on a second side of the adhesive layer.~~

10
15

(Fig. 1)